1 mitsubishi digital assp ? M66009FP 8bit i/o expander with 5bit address mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address description m66009 silicon gate cmos (complementary metal oxide semiconductor) integrated circuit converts 8-bit data from se- rial to parallel and vice versa. this ic has 5 address setting bits, which enable users to set a distinctive address. this ic offers a wide range of applications, such as for micro- computer input/output port extension. features ? has 5 bits for address setting ? connected to microcomputer via 4 pins (en,clk, di and do) ? input/output setting possible by the bit ? schmitt input (reset, en and clk) ? wide operating temperature range (ta = C20?c to 75?c) application microcomputer i/o port extension, etc. pin configuration (top view) block diagram 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 clk di do en a0 a1 a2 a3 a4 gnd v cc reset d7 d6 d5 d4 d3 d2 d1 d0 M66009FP clock input serial data input serial data output data enable input address setting input reset input parallel data i/o outline 20p2n-a d0 d1 d2 d3 d4 d5 d6 d7 8 5 5 8 8 a0 a1 a2 a3 a4 56789 11 12 13 14 15 16 17 18 4 1 2 3 19 en clk di reset do serial data input reset input serial data output clock control circuit address setting input address coincidence detection circuit address check circuit shift register for serial input (8 bits) output latch (8 bits) shift register for serial output (9 bits) ack generation circuit parallel data input / output data enable input clock input
2 mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address function m66009 semiconductor circuit converts data from serial to parallel and vice versa. address can be set freely at users option. it communicates with microcomputer via 4 signals lines: en, clk, di and do. it has 5-bit address setting input. connect each address input pin to v cc or gnd, then the address can be determined from among 32 patterns. when serial data arrives from microcom- puter, this ic compares the address in the data to the address set with these pins. if the two addresses are the same, the given command is executed. to output serial input data in parallel, this ic converts the lower 8 bits of the 16-bit serial data into parallel, and outputs each to pins d0 to d7. the upper 8 bits are processed as address bits and command bits. to output parallel input data in series, this ic prefixes one ac- knowledge bit to the 8 parallel bits which respectively refer to the status of pins d0 to d7, and then outputs 9 bits in series. pin descriptions pin reset en clk di do a0~a4 d0~d7 v cc gnd name reset input data enable input serial clock input serial data input serial data output address setting input parallel data input/ output positive supply pin grounding pin input/output input input input input output input input/output CC CC input/output data logic serial data input from pin di is output in parallel from pins d0 thru d7, being inverted in logic. parallel data input from pins d0 thru d7 is output in series from pin do in the same logic. therefore, to set i/o pins to input, di input data should be set to h. functions l level: m66009 is reset to initial state. l level: m66009 becomes accessible. serial data that arrives at pin di from microcomputer is taken into m66009 shift register at clk rise edge. serial data is output from pin do synchro- nously with clk fall edge. pin do status stays at h level except during serial data output. connect each to vcc or gnd to set distinctive address. command is executed only when serial data from microcomputer includes the same address as that set by these pins. when connected to v cc , pin status is 1. when connected to gnd, pin status is 0. used to input/output parallel data. because pull-down resistor is built in and output transistor is p-ch open drain, pins in l output status (equals to p-ch transistor off) function as input pins. connected positive supply (5v). used for grounding (0v).
3 mitsubishi digital assp ? M66009FP data sending/receiving protocol and opera- tion procedure the timing at which microcomputer communicates with m66009 is as shown in the diagram below. when microcom- puter accesses to m66009, it declares the start of access by lowering pin en status from h to l. it then sends data to pins clk and di at the timing shown below. the access stops as pin en status rises from l to h. given below is more de- tailed explanation of data sending/receiving procedure: (1) at en fall edge, 8-bit parallel data that arrives at input/out- put pins d0 thru d7 is loaded into shift register for serial output. (2) at clk rise edge, data at pin di is taken into serial input shift register, and internal clock counter starts counting up. (3) when 5-bit address is taken in, it is compared to address set by pins a0 thru a4. if they are the same, acknowledge bit 0 is output to pin do synchronously with clk 8t fall edge. (when the addresses are not the same, pin do output status stays at the h level.) (4) when command bits c2, c1 and c0 are all 1, operation proceeds to (5) and (6) described below. if any of these command bits are not 1 while the ad- dresses are the same, pin do output is fixed to h syn- chronously with clk 9t rise, and operation is halted until en rises. when en rises, clock counter is reset, and m66009 becomes ready to accept a next access. (5) when the addresses are the same and the command bits are all 1, serial output operation starts. eight-bit data latched at step (1) as described above is output in series, starting from the bit at pin d7, through pin do synchro- nously with the fall edges of clk 9t thru 16t. no opera- tion is performed for clk inputs after 16t, except the count up of clk. (6) when en rises: output pin do status is fixed to h, and only when clock counter has counted 16 clk rise edges (counter output =10h), the lower 8 bits of the 16-bit serial data is sent to output latch synchronously with the en rise edge. the latched data is inverted in logic, and output to pins d0 thru d7 in parallel. clock counter is then reset, completing one sequence. (note) if the clock counter output is not 10 h when en rises, data is not sent to output latch. output pin do is fixed to h, clock counter is reset, and m66009 becomes ready to accept a next access. 1t 2t 6t 7t 8t 9t 15t 16t a4 a3 a2 a1 a0 c2 c1 c0 di 7 di 6 di 5 di 4 di 3 di 2 di 1 di 0 "1" "1" "1" do 7 do 6 do 5 do 4 do 3 do 2 do 1 do 0 ack0 en clk di do address bits command bits( ] ) data bits ( ) command bits (c2, c1, c0) = (1, 1, 1) data communication protocol ] 8-bit i/o expander with 5-bit address
4 mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address acknowledge bit ack0 acknowledge bit ack0 is output only when address in serial input data is the same as that set by pins a0 thru a4. it is out- put from pin do as ack0 =0 (l) synchronously with clk 8t fall. initial status after reset if l is input to reset, m66009 is put in the conditions speci- fied below: input state (l output state) (output p-channel transistor off) h output state (output n-channel transistor off) i/o pins d0 thru d7 do output input and output equivalent circuits ru( 1) di, a0~a4 clk, en, reset ru( 2) do d0~d7 r d ( ]] 1) pull-up resistor ru is built in pin di. ( 2) pull-up resistor ru is built in pin clk and en. r d : pull-down resistor input configuration 1 input configuration 2 output configuration input/output configuration ] ]
5 mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address conditions ratings C0.5 ~ +7.0 C0.5 ~ v cc + 0.5 C0.5 ~ v cc + 0.5 500 C65 ~ 150 symbol v cc v i v o p d t stg parameter supply voltage input voltage output voltage do, d0~d7 power dissipation storage temperature unit v v v mw c absolute maximum ratings recommended operational conditions symbol v cc v i v o t opr parameter supply voltage input voltage output voltage do, d0~d7 operating temperature limits min. 4.5 0 0 C20 typ. max. 5.5 v cc v cc 75 unit v v v c symbol v ih v il v ih v il v t+ v tC v h v ol v oh r d r u i osh i i i o i cc parameter h input voltage l input voltage h input voltage l input voltage positive threshold voltage negative threshold voltage hysteresis width l output voltage h output voltage pull-down resistance pull-up resistance h output short circuit current input current output leak current static supply current electrical characteristics (t a = C20 ~ 75 c, v cc = 5v 10% and gnd = 0v unless otherwise noted) max. 0.8 1.2 2.4 0.4 C25 5.0 10.0 0.4 1.2 unit v v v v v v v v v k w k w ma m a m a ma typ. 0.6 min. 2.0 3.8 0.7 3.0 20 20 limits test conditions di, a0~a4 d0~d7 clk, en, reset v i =v t+ ,v tC , v cc =4.5v, i ol =4ma v i =v t+ , v tC , v cc =4.5v, i oh =C2ma v o =0~v cc v i =0~v cc v o =0v, v cc =5v v i =0~v cc , v cc =5.5v v o =0~v cc , v cc =5.5v v cc =5.5v, output open d0~d7: (l output) v i =v cc v i =gnd do d0~d7 en, clk, di d0~d7 reset, a0~a4 do symbol t pzh t phz t pzl t plz t phz parameter output z-h propagation time output h-z propagation time output z-l propagation time output l-z propagation time output h-z propagation time switching characteristics (ta = C20 ~ 75?c, v cc = 5v 10% and gnd = 0v) max. 1.0 2.0 350 350 2.0 unit m s m s ns ns m s typ. min. limits enCd0~d7 clkCd0 resetCd0~d7 test conditions c l =50pf (note 1) c l =50pf, r l =2k w (note 1) c l =50pf (note 1)
6 mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address symbol t w tsu t h t rec parameter clk, en, reset pulse width setup time hold time recovery time timing conditions max. unit ns ns ns ns typ. min. 250 120 120 120 120 120 120 120 limits test conditions (note 1) di-clk en-clk d0~d7-en di-clk en-clk d0~d7-en en-reset note 1: test circuit (1) pulse generator (pg) characteristics: t r = t f = 6ns (10%C 90%) (2) capacitance c l includes connection floating capacitance and probe input capacitance. r l c l do, d0~d7 p.g. dut input v cc 50
7 mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address timing charts v ol tw tw 1.5v 1.5v 1.5v t plz t pzl 10% 0.8v 1.5v t pzh t phz 90% 2.0v 1.5v t phz 90% 3v 0v v oh 0v 3v 0v v oh 0v 3v 0v ~v cc 3v 0v 3v 0v v cc 0v 3v 0v 3v 0v 3v 0v 3v 0v 3v 0v di clk d0~d7 en en clk en reset d0~d7 clk en reset do d0~d7 1.5v 1.5v 1.5v 1.5v 1.5v 1.5v tsu t h t rec 1.5v 50% 50% tsu t h 1.5v 1.5v tsu t h 1.5v 1.5v
8 mitsubishi digital assp ? M66009FP 8-bit i/o expander with 5-bit address application example v cc or gnd 8 i/o-2 i/o-1 reset clk a0~a4 di do d0~d7 en reset clk a0~a4 di do d0~d7 en sclk sout sin p0 m66009 m66009 v cc or gnd 8 microcomputer
|
